Wafers are already 3D. It's just that all the dozen or so metal layers are used to route signals and power. Only the critical few layers for the transistors themselves are fabricated using the latest nodes. https://en.wikichip.org/wiki/File:intel_interconnect_10_nm.jpg